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Abstract 
A new current mirror with a biasing current source is 
proposed for  high-performance arithmetic VLSI systems. 
The delay for the current mirror is inversely proportional 
to the input current. The use of a biasing current source 
makes the input current of the current mirror increased, 
which results in smaller switching delay. As a typical 
example of the proposed dual-rail multiple-valued current 
mode (MVCM) circuit, a radix-2 signed-digit full adder is 
designed by using a 0.35-pm CMOS technology. Its per- 
formance is superior to that of corresponding MVCM 
circuits without biasing current sources. 
1. Introduction 
In the recent deep-submicron VLSI era, low-power 
circuit design with keeping a high-speed switching capa- 
bility at a low supply voltage is needed not only for bat- 
tery-powered portable applications, but also to reduce the 
power dissipation of dedicated special-purpose VLSI 
processors because the extra current density in wires may 
cause temporal or permanent malfunction due to voltage 
drops or electromigration [ 11-[5]. 
A multiple-valued current-mode (MVCM) integrated 
circuit based on dual-rail differential logic has a potential 
advantage to realize a high-speed circuit at a low supply 
voltage, because the use of a differential-pair circuit 
(DPC) in a threshold detector, which is a key component 
of the MVCM circuit, makes a voltage swing small yet 
driving capability large [6]. Moreover, when several 
DPCs are not active in the MVCM circuit, the gate volt- 
ages of current sources in these corresponding DPCs can 
be turned off, which makes it possible to achieve a 
low-power dissipation with keeping a high-speed opera- 
tion in the MVCM circuit [7]. 
The performance of the dual-rail MVCM circuit is de- 
termined by the performance of two basic components, a 
threshold detector (TD) and a current mirror. We have 
proposed a high-speed design of the TD in the previous 
work [8]. Using two supply voltages, the output voltage 
swing of comparators are adjusted to the required voltage 
swing for operating a DPC, which results in a lower 
power dissipation together with a higher switching speed. 
However, to achieve higher performance in the dual-rail 
MVCM circuit, i t  is also important to achieve higher per- 
formance in the current mirror. 
In this paper, a new high-speed current mirror is pro- 
posed. The delay for the current mirror is inversely pro- 
portional to the input current. Hence, the delay under a 
small input current becomes too large in the conventional 
cument mirror. In the proposed! cucrent .mirror, a. biasing 
current source is connected to the input node of the cur- 
rent mirror, which makes the input current increased. As a 
result, the operating speed of the proposed circuit be- 
comes faster than the conventional one. 
As a typical example, a signed-digit full adder (SDFA) 
with biasing current sources and two supply voltages is 
designed based on a 0.35-pm CMOS technology. As a 
result, the switching delay and the power dissipation can 
be reduced to 69% and 70%, respectively, of a corre- 
sponding SDFA without these two design methods. 
2. Principle of a High-speed Current Mirror 
with a Biasing Current Source 
In this section, we consider the delay of the current 
mirror as the function of input current, and discuss the op- 
timum design of the current mirror. 
2.1 Basic components of a dual-rail MVCM 
VLSI 
Figure 1 shows the basic components of the MVCM 
1) Wired-sum circuit: In the MVCM circuits, arithme- 
tic summation can be performed by wiring without 
active devices, so that the resulting arithmetic cir- 
cuits become simple. 
circuit. 
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Figure 1. MVCM basic components 
2) Comparator: A comparator is to compare an input 
current I ,  with a threshold current IT, and to gener- 
ate an output voltage Vs. 
3 )  DlfJerential-pair circuit (DPC):  A DPC is to gener- 
ate a multiple-valued differential-pair output (0, S) 
or (S, 0) in accordance with a binary differen- 
tial-pair input where its function is defined in Figure 
1. 
4) Current mirror: A current mirror produces several 
replicas of an input current. The current mirror also 
has the function of inverting the current direction. 
5 )  Current Source: A current source can be designed 
by an enhancement-mode nMOS transistor with the 
reference voltage V,, The current level is adjusted 
by the transistor size. 
By the combination of these components, we can design 
high-performance MVCM circuits. 
Figure 2 shows a design example of dual-rail MVCM 
circuits and the graph which shows the operating speed of 
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Figure 2. Switching delay in the series connection 
of the dual-rail MVCM circuit 
is very small because wired-sum circuits consist of no ac- 
tive devices. Consequently, the operating speed of the 
dual-rail MVCM circuit is determined by the operating 
speed of a TD, which consists of two comparators and a 
DPC, and the current mirror. In the previous work, we 
proposed a high performance design of a TD, which re- 
sults in a lower power dissipation together with a higher 
switching speed. 
To achieve higher performance in dual-rail MVCM 
circuits, i t  is also important to achieve higher performance 
in current mirrors. In the following section, we discuss 
about a high-speed design of current mirrors. 
2.2 Design of a high-speed current mirror using 
biasing current sources 
Figure 3(a) shows the schematic of the current mirror. 
In the R-valued MVCM circuit, the minimum and the 
maximum value of the input current I ,  are described as 
IMIN = 0 (1) 
and IMM = (R - 1) 10, ( 2 )  
respectively, where Io is the unit current. The load capaci- 
tance C is given by the sum of the gate capacitance of the 
PMOS transistor MI  and M2. The delay for the current 
mirror tcM is determined by the charge (or discharge) time 
for the load capacitance C as follows: 
(3 )  
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Figure 3. Convent iod  current mirror 
I ID - Ix I = 1, (4) 
where VMA, and V,,, are the voltage V of the load capaci- 
tance C when the input current Ix is I,, and I,,,, respec- 
tively. By Eqs. (3) and (4), we can get the equation as 
follows: 
AV 
( 5 )  
(6) 
I ,  =c- 
I,, ' 
A V  = VMA, - V,,N. 
By Eq. (3, to reduce the switching delay for the current 
mirror, i t  is important to reduce the voltage swing A V  
without reducing the unit current IO. 
Figure 3(b) shows the V-ID characteristic of Figure 
3(a). Since the transistor MI always operates in the satu- 
ration region, the drain current 1, of the transistor MI is 
described as 
(7) I, =-(V P -v$ 
2 
where P i s  a gain constant of the transistor M 1. Using Eq. 
(7), the voltage swing AV of the load capacitance C is 
given as 
AV OC J z F G - .  (8) 
By Eq. (8), by increasing both IMIN and IMAx, the voltage 
swing AV can be reduced without reducing the unit cur- 
rent Io. 
(b) V-ID characteristic 
Figure 4. Proposed current mirror 
Figure 4(a) shows the schematic of the proposed cur- 
rent mirror. In the proposed circuit, a biasing current 
source is connected to the input node of the current mir- 
ror. As a result, IMAx and I,,, are increased as follows: 
IMIN = Is, (9) 
(10) l,A,y = (R - 1) Io + Is. 
By Eq. (8), the voltage swing AV of the load capacitance 
C becomes smaller than that of Figure 3. Simultaneously, 
since both l M / ~  and IMAx are increased by Is, the unit cur- 
rent IO is the same as Figure 3. Consequently, the switch- 
ing delay for the proposed current mirror becomes smaller 
than that of Figure 3. 
2.3 Evaluation 
The use of larger biasing current makes the switching 
delay for current mirrors small. However, the power dis- 
sipation of current mirrors is increased because the power 
dissipation of biasing current sources is proportional to 
the biasing current Is. The use of the power-delay product 
is one of the efficient design methods to achieve the op- 
timum performance. 
Now, we design a simple dual-rail MVCM circuit 
shown in Figure 5 .  Figure 6 shows the power-delay prod- 
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n . . - . . - . . - . . - . . - . . , 
Single I 1050 ps 
Table 1. Comparison of 'TDs 
920 ps 
t 
' c ,=I ,w;=o i f z j = 2  
Ci = l , W j  = - I  if Z, = l a n d Z  ,-I 2 1 
Ci = 0, W, = 1 if Z; = 1 and Z,-l < 1 
Ci = 0, Wi =-I  if Z ,  =-I  and Z .  ,-I > - 1 
Ci = -1, W, = 1 if Zi = -1 and Zi-, < 1 
C; = -1, W, = 0 if Z, = -2. 
(15) <C,=O,W,=O i f Z , = O  
X' 
: 
Figure 5. TD with current mirrors 
I b 
0 2 4 6 8 fs[pA] 
Biasing current 
Figure 6. Power-delay product versus biasing current 
uct versus biasing current fs in Figure 5 under a 0.35-pm 
standard CMOS technology. The power-delay product 
becomes smallest when the biasing current f, is 4pA. 
Table 1 shows the performance of the circuit shown in 
Figure 5. Using both the proposed current mirror and the 
high-performance threshold detector, the delay and the 
power dissipation can be reduced to 70% and 80%, re- 
spectively, of the corresponding one without these 
high-performance basic components. 
3. Design and Evaluation of a Signed-Digit 
Full Adder 
As a typical application of the proposed MVCM cir- 
cuits, a signed-digit full adder (SDFA) [9] is designed and 
evaluated. 
3.1 Radix-2 SD addition algorithm 
The radix-2 SD number representation using a sym- 
metrical digit set [-I, 0, 1 ) is defined as follows: 
where X j  E (-1, 0, 1 ). The redundancy allows totally par- 
allel arithmetic operations. The addition of two numbers, 
(a) Delay 
Conventional I Proposed 
supply voltage ( 100%) (87%) 
Multiple 940 ps 740 ps 
I 
I current mirror 1 current mirror 
3.2 Design of a high-performance SDFA 
The radix-2 SD adder can be designed using SDFAs as 
shown in Figure 7. In the dual-rail MVCM circuits, each 
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+ +, s, s, 
Figure 7. Radix-2 SD adder 
Figure 9. Schematic of the proposed input-value detector 
Intermediate sum generator 
U . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  
Carry generator 
Figure 8. Block diagram of an SDFA 
digit of the SD numbers corresponds to a pair of 
complementary current signals. The arithmetic summation 
of Eqs. (12) and (14) can be obtained by wiring without 
active devices. The operation of Eq. (13) is performed 
with an SD full adder (SDFA). The control signals ei and 
ei' are used to detect the conditions of Zi-, 2 1 and Zi-, < 1 
in Eq. (15). 
Figure 8 shows the block diagram of a radix-2 SDFA 
using dual-rail MVCM circuit. An input-level detector is 
I 40.3um I 
Figure 10. Layout of the proposed SDFA 
to compare 5-valued input with four reference currents 
and to generate four binary voltage outputs. An interme- 
diate sum generator and a carry generator produce a pair 
of intermediate sum outputs and a pair of carry outputs, 
respectively, using the outputs of the input-value detector. 
Figure 9 shows a schematic of the proposed in- 
put-value detector where V,, V,,, V,  and V,, are four out- 
puts of comparators, respectively. The biasing current 
source MB is connected to the input node of the current 
mirror, and the threshold current source MTl ,  MT2, MT3 
and MT4 are increased for the biasing current Is. The 
proposed current mirror is realized by adding just one 
transistor, which results in a high-speed switching. 
Figure I O  shows the SDFA using proposed current 
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Table 2. Comparison of dual-rail MVCM SDFAs 
Biar 
2.33 ns 2.00 ns 1.61 ns 
( 100%) (86%) (69%) 
Power 645 pW 408 pW 450pW 
dissipation I (100%) I (63%) I (70%) 
HSPICE simulation 
under a 0.35-pm standard CMOS technology 
mirrors. Table 2 summarizes the performance of the pro- 
posed SDFA together with those of conventional SDFAs 
by HSPICE simulation under a 0.35-pm standard CMOS 
technology. In the proposed dual-rail MVCM SDFA, the 
switching delay for the current mirror becomes about 60% 
of the conventional current mirror in spite of the extra 
power dissipation of about 10%. Consequently, using both 
the high-performance TD and the current mirror, the 
switching delay and the power dissipation of the SDFA 
can be reduced to 69% and 70%, respectively, of the 
SDFA without these two high-performance basic compo- 
nents. 
4. Conclusion 
A new current mirror using a biasing current source 
has been proposed to achieve higher performance in 
dual-rail MVCM circuits. The use of the biasing current 
source makes the input current signal of the current mirror 
increased, which results in a high-speed switching. 
Moreover, using the power-delay product, a high-speed 
dual-rail MVCM circuit has been designed with saving 
the extra power dissipation. In fact, the performance of 
the proposed SDFA is superior to that of a corresponding 
MVCM circuit without high-performance basic compo- 
nents. 
As a future prospect, it is also important to evaluate the 
efficiency of the dual-rail MVCM circuits with these two 
high-performance basic components in practical arithme- 
tic VLSI processors. 
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